Field-Programmable Gate Arrays in Embedded Systems
نویسندگان
چکیده
Welcome to the special issue on field programmable gate arrays (FPGAs). FPGAs are becoming an increasingly important part of embedded systems, as the collection of papers in this issue illustrates. " An overview of reconfigurable hardware in embedded systems " provides a comprehensive overview of the state-of-the-art use of reconfigurable hardware in embedded systems. A detailed discussion of the use of FPGAs for application areas such as encryption, software-defined radio, and robotics is provided. Additionally, a concise assessment of design issues and current design tools is included. A sizable collection of citations provides a handy reference for newcomers to the field. The remaining papers address applications and tools for embedded systems design. The applications presented here are typical of the spectrum of FPGA applications. They fall into the categories of multimedia processing, including video, image and speech processing, as well as communications applications. The implementation of an MPEG-4 image encoder using a scalable number of Altera NIOS soft processors is presented in " Scalable MPEG-4 encoder of FPGA multiprocessor SOC. " An image is partitioned so that each processor receives a horizontal slice of the image. The author's own on-chip inter-connection network is used to connect the soft processors. The authors demonstrate a significant application speedup as additional soft processors are added to the FPGA platform. In " A real-time wavelet domain video denoising implementation in FPGA, " the authors present a two-FPGA solution for performing video denoising via a 3D (two spatial and one temporal dimension) wavelet filter. By careful consideration of the algorithm, data movement, and pipelining, a complete and complex image processing pipeline is produced. In " A dynamic reconfigurable hardware/software architecture for object tracking in video streams, " the authors present a feature tracker that has been implemented on an FPGA. The authors focus on choosing an algorithm that is well matched to reconfigurable hardware, hardware/software partitioning, and efficient use of memory structures. Their implementation, which runs faster than a software-only solution , has applications for mobile autonomous platforms. The paper " Speech silicon: an FPGA architecture for real-time hidden Markov model-based speech recognition " details the implementation of an FPGA SoC that can perform real-time speech recognition of medium-sized speech vocabularies. This pipelined approach maximizes the throughput by minimizing the amount of required control circuitry. The FPGA implementation of each part of the pipeline is carefully documented to demonstrate the benefits of FPGA specialization. FPGA …
منابع مشابه
Field Programmable Gate Array–based Implementation of an Improved Algorithm for Objects Distance Measurement (TECHNICAL NOTE)
In this work, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements image processing algorithms for real-time distance measurement is presented. Using embedded development kit (EDK) tools from Xilinx, the system is developed on a spartan3 / xc3s400, one of the common and low cost field programmable gate arrays from the Xilinx Spartan fami...
متن کاملOccam on Field Programmable Gate Arrays - Fast Prototyping of Parallel Embedded Systems
This paper presents experiences obtained while using a compiler that translates designs written in a parallel programming language into a form suitable for controlling a Field Programmable Gate Array. Although the initial motivation for the project was to develop tools which would assist the implementation of a distributed multi-microprocessor architecture, results have shown that the technique...
متن کاملEmbedded System Architecture Design Based on Real-Time Emulation
This paper presents a new approach to the design of embedded systems. Due to restrictions that state-of-theart methodologies contain for hardware/software partitioning, we have developed an emulation based method using the facilities of reconfigurable hardware components, like Field Programmable Gate Arrays (FPGA). Our own emulation environment called the SPYDER tool set was used; it is best su...
متن کاملCompression of FPGA Bit stream using modified Decode Aware Placement Algorithm
FPGA uses a promising technology for developing high-performance embedded systems. Reconfiguration systems widely uses Field Programmable Gate Arrays and configured using bitstream often loaded from memory. The Bitstream Compression and Decompression technique reduce the size of the bitstream and also limits the memory constraint. The Compression mechanism improves the access bandwidth for comm...
متن کاملDesign Methodologies and Mapping Algorithms for Reconfigurable NoC- Based Systems
Nowadays, most of the reconfigurable embedded systems are designed for Field Programmable Gate Arrays (FPGAs) devices. An FPGA is an integrated circuit that can be programmed after it has been manufactured. FPGAs are similar in principle to, but have a vastly wider potential application than, programmable read-only memory (PROM) chips. FPGAs are used by engineers in the design of specialized IC...
متن کاملOn Implementing Sorting Network Machines with FPGAs
This paper presents two implementations of sorting network machines, bearing in mind embedded computing systems. In the proposed implementations, the hardware is reused by iteratively performing the sorting algorithm. The two implementations have been tested using Field Programmable Gate Arrays (FPGAs). Experimental results show the differences in performance, area, and power dissipation betwee...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- EURASIP J. Emb. Sys.
دوره 2006 شماره
صفحات -
تاریخ انتشار 2006